Title: ASIC/FPGA Design Verification Engineer with UVM Experience
Create UVM simulation plan from design specification. Create or modify UVC, Score Board, Monitor, and test cases. Verify until functional coverage and code coverage meet project threshold. Document results.
Seniority level
Entry level
Employment type
Contract
Job function
Engineering and Information Technology
Industries
Aviation & Aerospace
Referrals increase your chances of interviewing at Boeing by 2x